Optimization of a Compact I –V Model for Graphene FETs: Extending Parameter Scalability for Circuit Design Exploration | Publicación