General purpose neuroemulator architecture: design and VHDL simulation | Publicación