Reducing branch delay to zero in pipelined processors | Publicación