A Technique to Reduce Static and Dynamic Power of Functional Units in High-Performance Processors | Publicación