VHDL behavioural modelling of pipeline analog to digital converters | Publicación