Process variation and layout mismatch tolerant design of source synchronous links for GALS networks-on-chip | Publicación