Deriving cost functions from cell libraries and real ICs to allow real area-power-delay trade-off in early stages of logic synthesis | Publicación