A method to assess the robustness of cryptographic circuits at the design stage | Publicación