A dynamically reconfigurable cache for multithreaded processors | Publicación