Effect of the gate scaling on the analogue performance of s-Si CMOS devices | Publicación