Synchronization of faulty processors in coarse-grained TMR protected partially reconfigurable FPGA designs | Publicación