Shrinking L1 Instruction Caches to Improve Energy–Delay in SMT Embedded Processors | Publicación