An approach to realistic fault prediction and layout design for testability in analog circuits | Publicación