Enhancing the Scalability of Multi-FPGA Stencil Computations via Highly Optimized HDL Components | Publicación