A compact layout technique for reducing switching current effects in high speed circuits | Publicación