Testing the configurable interconnect/logic interface of SRAM-based FPGA's | Publicación