Scalable interconnection networks for partial column array processor architectures | Publicación