Memory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture | Publicación