Switching activity evaluation of CMOS digital circuits using logic timing simulation | Publicación